BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks

July 23, 2019 Β· Declared Dead Β· πŸ› 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

πŸ‘» CAUSE OF DEATH: Ghosted
No code link whatsoever

"No code URL or promise found in abstract"

Evidence collected by the PWNC Scanner

Authors Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, Vladimir Stojanovic arXiv ID 1907.10515 Category eess.SP: Signal Processing Cross-listed cs.LG, cs.NE Citations 68 Venue 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) Last Checked 5 months ago
Abstract
The discrepancy between post-layout and schematic simulation results continues to widen in analog design due in part to the domination of layout parasitics. This paradigm shift is forcing designers to adopt design methodologies that seamlessly integrate layout effects into the standard design flow. Hence, any simulation-based optimization framework should take into account time-consuming post-layout simulation results. This work presents a learning framework that learns to reduce the number of simulations of evolutionary-based combinatorial optimizers, using a DNN that discriminates against generated samples, before running simulations. Using this approach, the discriminator achieves at least two orders of magnitude improvement on sample efficiency for several large circuit examples including an optical link receiver layout.
Community shame:
Not yet rated
Community Contributions

Found the code? Know the venue? Think something is wrong? Let us know!

πŸ“œ Similar Papers

In the same crypt β€” Signal Processing

Died the same way β€” πŸ‘» Ghosted