Spiking Neural Networks Hardware Implementations and Challenges: a Survey
May 04, 2020 ยท The Cartographer ยท ๐ ACM Journal on Emerging Technologies in Computing Systems
"No code URL or promise found in abstract"
"Title-pattern auto-detect: Spiking Neural Networks Hardware Implementations and Challenges: a Survey"
Evidence collected by the PWNC Scanner
Authors
Maxence Bouvier, Alexandre Valentian, Thomas Mesquida, Franรงois Rummens, Marina Reyboz, Elisa Vianello, Edith Beignรฉ
arXiv ID
2005.01467
Category
cs.NE: Neural & Evolutionary
Cross-listed
cs.CV
Citations
133
Venue
ACM Journal on Emerging Technologies in Computing Systems
Last Checked
8 days ago
Abstract
Neuromorphic computing is henceforth a major research field for both academic and industrial actors. As opposed to Von Neumann machines, brain-inspired processors aim at bringing closer the memory and the computational elements to efficiently evaluate machine-learning algorithms. Recently, Spiking Neural Networks, a generation of cognitive algorithms employing computational primitives mimicking neuron and synapse operational principles, have become an important part of deep learning. They are expected to improve the computational performance and efficiency of neural networks, but are best suited for hardware able to support their temporal dynamics. In this survey, we present the state of the art of hardware implementations of spiking neural networks and the current trends in algorithm elaboration from model selection to training mechanisms. The scope of existing solutions is extensive; we thus present the general framework and study on a case-by-case basis the relevant particularities. We describe the strategies employed to leverage the characteristics of these event-driven algorithms at the hardware level and discuss their related advantages and challenges.
Community Contributions
Found the code? Know the venue? Think something is wrong? Let us know!
๐ Similar Papers
In the same crypt โ Neural & Evolutionary
๐ฎ
๐ฎ
The Ethereal
R.I.P.
๐ป
Ghosted
Deep Learning using Rectified Linear Units (ReLU)
R.I.P.
๐ป
Ghosted
Generative Adversarial Text to Image Synthesis
R.I.P.
๐ป
Ghosted
Regularized Evolution for Image Classifier Architecture Search
R.I.P.
๐ป
Ghosted
Temporal Ensembling for Semi-Supervised Learning
๐
๐
Old Age